Communications - Scientific Letters of the University of Zilina 2015, 17(11):44-50 | DOI: 10.26552/com.C.2015.1A.44-50
Reliability Analysis of Logic Network with Multiple Outputs
- 1 Department of Informatics, Faculty of Management Science and Informatics, University of Zilina, Slovakia
Reliability analysis of a logic network with multiple outputs is considered in this paper. One of the principal tasks of reliability engineering is identification of those system components that have the most influence on the system activity. There exist several measures that are used for this purpose. One of them is Structural Importance Measure (SIM) which focuses on topological importance of individual system components. This measure is calculated from the system structure function, i.e. function that defines dependency between system activity and activity of its components, using logical differential calculus. In this paper, we present a method that can be used to identify the structure function of a logic network with multiple outputs and, based on logical differential calculus, we propose several definitions of the SIM for this type of systems. As a case study, the topological analysis of a one-bit full adder is considered in the last part of this paper. This study demonstrates usefulness of our approach in reliability analysis of logic networks and indicates that its further development and practical implementation could be beneficial.
Keywords: logic network; structure function; availability; logical differential calculus; structural importance measure
Published: April 30, 2015 Show citation
ACS | AIP | APA | ASA | Harvard | Chicago | Chicago Notes | IEEE | ISO690 | MLA | NLM | Turabian | Vancouver |
References
- SHOOMAN, M. L.: Reliability of Computer Systems and Networks: Fault Tolerance, Analysis, and Design. New York, : John Wiley & Sons, 2002.
Go to original source...
- RADOS, I., SCHWARTZ, L.: The Worst Availability as a Parameter for Designing and Reporting on the Network Performances, Communications - Scientific Letters of the University of Zilina, vol. 13, No. 1, pp. 60-66, 2011.
Go to original source...
- BRIS, R.: Assessment of the Availability of an Offshore Installation by Stochastic Petri Net Modeling, Communications - Scientific Letters of the University of Zilina, vol. 16, No. 1, pp. 90-96, 2014.
Go to original source...
- TAYLOR, E., FORTES, J.: Faults, Error Bounds and Reliability of Nanoelectronic Circuits, 2005 IEEE Int. Conf. Appl. Syst. Archit. Process., pp. 247-253, Jul. 2005.
- FRANCO, D. T., VASCONCELOS, M. C., NAVINER, L., NAVINER, J.-F.: Signal Probability for Reliability Evaluation of Logic Circuits, Microelectron. Reliab., vol. 48, No. 8-9, pp. 1586-1591, Aug. 2008.
Go to original source...
- HAN, J., CHEN, H., BOYKIN, E., FORTES, J.: Reliability Evaluation of Logic Circuits Using Probabilistic Gate Models, Microelectron. Reliab., vol. 51, No. 2, pp. 468-476, Feb. 2011.
Go to original source...
- RAUSAND, M., HØYLAND, A.: System Reliability Theory: Models, Statistical Methods, and Applications. Haboken, : John Wiley & Sons, Inc., 2004.
- ZAITSEVA, E. N., LEVASHENKO, V. G.: Importance Analysis by Logical Differential Calculus, Autom. Remote Control, vol. 74, No. 2, pp. 171-182, Feb. 2013.
Go to original source...
- ANDREWS, J. D., BEESON, S.: Birnbaum's Measure of Component Importance for Noncoherent Systems, IEEE Trans. Reliab., vol. 52, No. 2, pp. 213-219, Jun. 2003.
Go to original source...
- BEESON, S., ANDREWS, J. D.: Importance Measures for Non-coherent-system Analysis, Reliab. IEEE Trans., vol. 52, No. 3, pp. 301-310, Sep. 2003.
Go to original source...
- KOSTOLNY, J., KVASSAY M., KOVALIK, S.: Reliability Analysis of Noncoherent Systems by Logical Differential Calculus and Binary Decision Diagrams, Communications - Scientific Letters of the University of Zilina, vol.16, No. 1, pp. 114-120, Feb. 2014.
Go to original source...
- ZAITSEVA, E., KVASSAY, M., LEVASHENKO, V., KOSTOLNY, J.: Reliability Analysis of Logic Network by Logical Differential Calculus, ELEKTRO, 2014, May 2014, pp. 245-250.
Go to original source...
- YANUSHKEVICH, S. N., MILLER, D. M., SHMERKO, V. P., STANKOVIC, R. S.: Decision Diagram Techniques for Micro- and Nanoelectronic Design. Handbook. Boca Raton, FL: CRC Press, 2006.
- CHANGQIAN, W., CHENGHUA, W.: A Method for Logic Circuit Test Generation Based on Boolean Partial Derivative and BDD, World Congress on Computer Science and Information Engineering, pp. 499-504, Mar. - Apr. 2009.
Go to original source...
- KUO, W., ZHU, X.: Importance Measures in Reliability, Risk, and Optimization: Principles and Applications. Chichester,: John Wiley & Sons, Ltd., 2012.
Go to original source...
- LEVASHENKO, V., MORAGA, C., SHMERKO, V., KHOLOVINSKI, G., YANUSHKEVICH, S.: Test Algorithm for MVL Combinational Circuits, Autom. Remote Control, vol. 61, No. 5, pp. 844-857, May 2000.
This is an open access article distributed under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0), which permits use, distribution, and reproduction in any medium, provided the original publication is properly cited. No use, distribution or reproduction is permitted which does not comply with these terms.